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1. Introduction     
The transconductor is a versatile building block employed in many analog and mixed-signal 
circuit applications, such as continuous-time filters, delta-sigma modulators, variable gain-
amplifier or data converter. The transconductor is to perform voltage-to-current conversion. 
Linearity is one of most critical requirements in designing transconductor. Especially in 
designing delta-sigma modulators for high resolution Analog/Digital converters, it needs 
high linearity transconductors to accomplish the required signal-to-(noise+distortions) ratio. 
The tuning ability of transconductor is also mandated to adjust center frequency and quality 
factor in filter applications. 
The portable electronic equipments are the trend in comsumer markets. Therefore, the low 
power consumption and low supply voltage becomes the major challenge in designing 
CMOS VLSI circuitry. However, designing for low-voltage and highly linear 
transconductor, it requires to consider many factors. The first factor is the linear input range. 
The range of linear input is justified by the constant transconductance, Gm. Since the 
distortion of transconductor is determined by  the ratio of output currents versus input 
voltage. The second factor is the control voltage of transconductor. This voltage can greatly 
impact the value of transconductance, linear range, and power consumption. For example, 
when the control voltage increases, the transconductance also increase but the linear input 
range of transconductor is reduced and power consumption is increased. Hence it is critical 
in designing transconducotr operated at low supply voltage. The third factor is the 
symmetry of the two differential outputs. If the transconductance of the positive and 
negative output is Gm+=IO+/Vi and Gm−=IO−/Vi, then how close Gm+ and Gm− should be is a 
critical issue, where IO+ is the positive output current, IO− is the negative output current, and 
Vi is the input differential voltage. This factor is the major cause of common-mode distortion 
of transconductor which occurs at outputs. 
In general, the design of differential transconductor can be classified into triode-mode and 
saturation-mode methods depending on operation regions of input transistors. Triode-mode 
transconductor has a better linearity as well as single-ended performance. On the other 
hand, saturation-mode transconductor has better speed performance. However, it only 
exhibits moderate linearity performance. Furthermore, the single-ended transconductor of 
saturation-mode suffers from significant degradation of linearity. Several circuit design 
techniques for improving the linearity of transconductors have been reported in literatures. 
The linearization methods include: source degeneration using resistors or MOS transistors 
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[Krummenacher & Joeh, 1988; Leuciuc & Zhang, 2002; Leuciuc, 2003; Furth & Andreou, 
1995], crossing-coupling of multiple differential pairs [Nedungadi & Viswanathan, 1984; 
Seevinck & Wassenaar, 1987] class-AB configuration [Laguna et al., 2004; Elwan et al., 2000; 
Galan et al., 2002], adaptive biasing [Degrauwe et al., 1982; Ismail & Soliman, 2000; 
Sengupta, 2005], constant drain-source voltages [Kim et al., 2004; Fayed & Ismail, 2005; 
Mahattanakul & Toumazou, 1998; Zeki, 1999; Torralba et al., 2002; Lee et al., 1994; 
Likittanapong et al., 1998],  pseudo differential stages [Gharbiya & Syrzycki, 2002], and shift 
level biasing [Wang & Guggenbuhl, 1990].  
Source degeneration using resistors or MOS transistors is the simplest method to linearize 
transconductor. However, it requires a large resistor to achieve a wide linear input range. In 
addition, MOS used as resistor exhibits considerable varitions affected by process and 
temperture and results in the linearity degradation. Crossing-coupling with multiple 
differential pairs is designed only for the balanced input signals. The Class-AB configuration 
can achieve low power consumption. On the other hand, the linearity is the worst due to the 
inherited Class-AB structure. The adaptive biasing method generates a tail current which is 
proportional to the square of input differential voltage to compensate the distortion caused 
by input devices. However, the complication of  square circuitry makes this technique hard 
to implement. The constant drain-source voltage of input devices is a simple structure. It can 
achieve a better linearity with tuning ability. However, it needs to maintain VDS of input 
devices in low voltage and triode region. Therefore, this technique is difficult to implement 
in low supply voltage. Hence, a new transconductor using constant drain-source voltage in 
low voltage application is proposed to achieve low-voltage, highly linear, and large tuning 
range abilities.  
In section 2, basic operatrion and disadvantage of the linerization techniques are described.  
The proposed new transconductor is presented in section 3. The simulation results and 
conclusion are given in section 4 and 5.  
2. Linearization techniques 
In this section, reviews of common linearization techniques reported in literatures are 
presented. The first one is the transconductor using constant drain-source voltage. The 
second one is using regulated cascode to replace the auxiliary amplifier. The third one is 
transconductor with source degeneration by using resistors and MOS transistors. The last 
one is the linear MOS transconductor with a adaptive biasing scheme. Besides introducing 
their theories and analyses, the advantages and disadvantages of these linearization 
techniques are also discussed. 
2.1 Transconductor using constant drain-source voltage  
The idea of transconductors using constant drain-source voltages is to keep the input 
devices in triode region such that the output current is linearized. The schematic of this 
method is shown in Fig. 1. Considering that transistors M1, M2 operate at triode region, M3, 
M4 are biased at saturation region, channel length modulation, body effect, and other 
second-order effects are ignored, the drain current of M1 and M2 is given by 
 ( ) ⎥⎦
⎤⎢⎣
⎡ −−=
2
2
DS
DSTGSD
V
VVVI β  (1) 
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where β =μnCOX(W/L), VGS is the gate-to-source voltage, VT is the threshold voltage, and VDS 
is the drain-to-source voltage. If the two amplifiers in Fig. 1 are ideal amplifiers, then 
 CDSDS VVV == 21  (2) 
 
 
Fig. 1. Transconductor using constant drain-source voltage 
The transfer characteristic of this transconductor is given by 
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 ( )2121 ininCoutoutout VVVIII −=−= β  (3) 
The transconductance value is  
 Cm VG β=  (4) 
In fact, it is difficult to design an ideal amplifier implemented in this circuits. However, it 
can force VDS1 =VDS2 =VDS by using two auxiliary amplifiers controlled with the same VC to 
keep VDS at the constant value. Therefore, the transfer characteristic of this transconductor is 
changed as follows: 
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 ( )2121 ininDSoutoutout VVVIII −=−= β  (5) 
, where VGS1= Vin1 and VGS2= Vin2. 
Therefore, the new transconductance value is 
 DSm VG β=  (6) 
The linearity of this transconductor is moderated. It is also easy to implement in circuit. 
However, VDS of the input devices must be small enough to keep transistors in triode region. 
The following condition has to be satisfied: 
 TGSDS VVV −<  (7) 
On the other hand, the auxiliary amplifiers need to design carefully to reduce the overhead 
of extra area and power. 
2.2 Transconductor using regulated cascode to replace auxiliary amplifier 
In Fig. 2(a) regulating amplifier keeps VDS of M1 at a constant value determined by VC. It is 
less than the overdrive voltage of M1. The voltage can be controlled from VC so as to place 
M3 in current-voltage feedback, thereby increasing output impedance. The concept is to 
drive the gate of M3 by an amplifier that forces VDS1 to be equal to VC. Therefore, the voltage 
variations at the drain of M3 affect VDS1 to a lesser extent because amplifiers “regulate” this 
voltage. With the smaller variations at VDS1, the current through M1 and hence output 
current remains more constant, yielding a higher output impedance [Razavi, 2001] 
 133 OOmout rrAgR ≈  (8) 
 
 
                                           (a)                                                              (b) 
Fig. 2. (a)Basic triode transconductor structure   (b) Simple RGC triode transconductor 
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It is one of solutions using regulated cascode to replace the auxiliary amplifier in order to 
overcome restrictions on Fig. 1. The circuit in Fig. 2(b) proposed in [Mahattanakul & 
Toumazou, 1998] uses a single transistor, M5, to replace the amplifier in Fig. 2(a). This circuit 
called regulated cascode which is abbreviated to RGC. The RGC uses M5 to achieve the gain 
boosting by increasing the output impedance without adding more cascode devices. VDS1 is 
calculated by follows: Assuming M5 is in saturation region in Fig. 2(b). It can be shown that 
( )255
2
1
TGSC VVI −= β  
=> 5
5
15
2
T
C
CDSGS V
I
VVV +=−= β  
 => 5
5
1
2
T
C
CDS V
I
VV ++= β   (9) 
From (6) ⎟⎟⎠
⎞
⎜⎜⎝
⎛ ++== 5
5
111
2
T
C
CDSm V
I
VVG βββ . Thus, Gm can be tuned by using a controllable 
voltage source VC or current source IC. However, it is preferable in practice to use a 
controllable voltage source VC for lowering power consumption since VDS1 only varies as a 
square root function of IC.  
Simple RGC transconductor using a single transistor to achieve gain boosting can reduce 
area and power wasted by the auxiliary amplifiers. However, it still has some 
disadvantages. First, it will cause an excessively high supply-voltage requirement and also 
produce an additional parasitic pole at the source of transistors. Therefore, it can not apply 
to the low-supply voltage design. Second, the tuning range of VDS1 is restricted. The smallest 
value of VDS1 is T
C V
I +
5
2
β when VC = 0. In other words, VDS1 can not be set to zero. Owing 
to the restriction of (7), VDS is as low as possible and the best value is zero. Third, VT 
dependent Gm may be a disadvantage due to the substrate noise and VT mismatch problems 
[Lee et al., 1994]. 
In Fig. 3, another RGC transconductor that can apply to the low-voltages applications is 
proposed in [Likittanapong et al., 1998]. The circuit overcomes the disadvantages mentioned 
above is to utilize PMOS transistor that can operate in saturation region as gain boosting. 
The use of this PMOS gain boosting in the feedback path can result in a circuit with a wide 
transconductance tuning range even at the low supply voltage. In [Likittanapong et al., 
1998], it mentions that at the maximum input voltage, M3 may be forced to enter triode 
region, especially if the dimension of M2 is not properly selected, resulting in a lower 
dynamic range. Besides, β2 may be chosen to be larger for a very low distortion 
transconductor. It means that the tradeoff between linearity and bandwidth of 
transconductor is controlled by β2. Therefore, β2 should be selected to compromise these two 
characteristics for a given application.  
VDS1 is calculated by follows. Assuming M3 is in saturation region in Fig. 3. 
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( )2333
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=> 3
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⎛ +−== 3
3
111
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T
C
CDSm V
I
VVG βββ . It shows that VDS1 can be set to zero when 
3
3
2
T
C
C V
I
V += β . Therefore, this transconductor has a wider tuning range compared to that of 
RGC transconductor and is capable of working in low-supply voltage (3V). However, this 
transconductor still has some drawbacks. The major drawback is the tuning ability. For 
example, it is difficult to control 3
3
2
T
C
C V
I
V += β  if VDS1 is set to zero. The minor drawback 
is that VT depends on the Gm. It also may cause substrate noise and VT mismatch problems 
[Lee et al., 1994]. 
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Fig. 3. RGC transconductor with PMOS gain stage 
2.3 Transconductor using source degeneration  
A simple differential transconductor is shown in Fig. 4(a). Assuming that M1 and M2 are in 
saturation and perfectly matched, the drain current is given by  
 ( )2
2
TGSD VVI −= β  (11) 
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The transfer characteristic using (5) is given by 
 ( )TGS
i
iSS
SS
i
iSSoutoutout
VV
V
VI
I
V
VIIII −−=−=−= 412812
22
21 βββ  (12) 
, where Vi = (Vin1 −Vin2) 
If VGS is large enough, the higher linearity can be achieved. Unfortunately, it can not be used 
in the low-voltage application and the linear input range is limited. Simplest techniques to 
linearize the transfer characteristic of MOS transconductor is the one with source 
degeneration using resistors as shows in Fig. 4(b). The circuit is described by 
 21 GSGSouti VVRIV −=−  (13) 
A transfer characteristic derived from (13) is given by 
 ( ) ( )
SS
outi
outiSSout
I
RIV
RIVII
8
12
2−−−= ββ  (14) 
The transconductance Gm is  
 
Rg
g
G
m
m
m +≈ 1  (15) 
where gm is the transconductance of transistor M1 and M2.  
We should notice that in (14), the nonlinear term depends on Vi − RIout rather than Vi. Higher 
linearity can be achieved when R >> 1/gm. The disadvantage of this transconductor is that 
large resistor value is needed in order to maintain a wider linear input range. Owing to  
Gm ≈ 1/R, the higher transconductance is limited by the smaller resistor. Hence, there is a 
tradeoff between wide linear input range and higher transconductance which is mainly 
determined by a resistor.  
 
1in
V
2in
V
SS
I
2out
I
1out
I
SS
I
1out
I
2out
I
1in
V
2in
V
SS
I2
1
M
1
M
2
M
2
M
 
                                          (a)                                                                       (b) 
Fig. 4. (a) Simple differential MOS transconductor (b) MOS transconductor with resistive 
source degeneration 
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Another method to linearize the transfer characteristic of MOS transconductor is using source 
degeneration to replace the degeneration resistor with two MOS transistors operating in triode 
region. The circuit is shown in Fig. 5. Notice that the gates of transistor M3 and M4 connect to 
the differential input voltage rather than to a bias voltage. To see that M3 and M4 are generally 
in triode region, we look at the case of the equal input signals (Vin1=Vin2), resulting in 
 11 GSinyx VVVV −==  (16) 
Therefore, the drain-source voltages of M3 and M4 are zero. However, VDS of M3 and M4 
equal those of M1 and M2. Owing to (7), M3 and M4 are indeed in triode region. Assuming 
M3, M4 are operating in triode region, the small-signal drain-source resistance of M3, M4 is 
given by  
 ( )TGSdsds VVrr −== 1343
1
β  (17) 
It must be noted that in this circuit the effect of varying VDS of M1 and M2 can not be ignored 
since the drain currents are not fixed to a constant value. The small-signal source resistance 
of M1, M2 is given by 
 ( )111121
11
TGSm
ss
VVg
rr −=== β  (18) 
Using small-signal T model, the small-signal output current, io1, is  equal to  
( )4321
21
1
|| dsdsss
inin
o
rrrr
VV
i ++
−=   
=> ( )( )2111
31
31
1
4
2
ininTGSo VVVVi −−+= ββ
ββ
   
(19) 
 
Assuming M1 is in saturation region, the drain current of M1 is given by 
( )2111
2
1
TGSSS VVI −= β   
=> ( )
1
11
2
β
SS
TGS
I
VV =−    
(20) 
 
Using (20) substitutes for (19), that leads to 
 ( )21
131
31
1
2
4
2
inin
SS
o VV
I
i −+= βββ
ββ
 (21) 
The transconductance Gm is 
 
131
31 2
4
2
βββ
ββ SS
m
I
G +=  (22) 
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Linearity can be enhanced (assuming rds3 >> rs1) compared to that of a simple differential 
pair because transistors operated in triode region exhibits higher linearity than the source 
resistances of transistors operated in saturation region. When the input signal is increased, 
the small-signal resistance in one of two triode transistors in parallel, M3 or M4, is reduced. 
Meanwhile, the reduced resistance results in the lower linearity and the larger 
transconductance. As discussed in [Krummenacher & Joeh, 1988], if the proper size ratio of 
β1 /β3 is chosen, the balance between higher linearity and stable transconductance can be 
achieved. How to choose the optimum size ratio of β1 /β3 for the best linearity performance 
becomes slightly dependent on the quiescent overdrive voltage, VGS−VT. The size ratio of β1 
/β3=6.7 is used to achieve the best linearity performance. 
According to (22), the transconductance can be tuned by changing ISS and size ratio of β1 /β3. 
Nevertheless, the nonlinearity error is up to 1% for Iout /ISS < 80%. It is required to have a 
better linearity so as to achieve a THD of -60 dB or less in some filtering applications [Kuo & 
Leuciuc, 2001].  
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Fig. 5. Transconductor with source degeneration using MOS transistors 
2.4 Transconductor using adaptive biasing  
The transconductor using adaptive biasing is shown in Fig. 6. All transistors are assumed to 
be operated in saturation region, neglecting channel lengh modulation effect. First, 
transistor M3 is absent, and output current as a function of two input voltages Vin1 and Vin2 is 
obtained as   
( )211
2
TGS VVI −= β  
( )222
2
TGS VVI −= β  
=> ( ) ( )
SS
inin
ininSSout
I
VV
VVIIII
4
1
2
21
2121
−−−=−= ββ  
(23) 
www.intechopen.com
 Advances in Solid State Circuits Technologies 
 
34 
, where ISS is a tail current and equals IB. 
An adaptive biasing technique is using a tail current containing an input dependent 
quadratic component to cancel the nonlinear term in (23). Consequently, the circuit in Fig. 6 
changes the tail current by adding transistor M3. The tail current will be changed by 
 CBSS III +=  (24) 
 ( )221
4
ininC VVI −= β  (25) 
, where IB is tail current of differential pair and IC is the compensating tail current that cancel 
nonlinear term.  
Therefore, the transfer characteristic is changed by 
 ( )21 ininSSout VVII −= β  (26) 
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Fig. 6. Transconductor with adaptive biasing 
3. New transconductor 
The conventional structure which uses the constant drain source-voltage such as RGC with 
NMOS or PMOS can not operate at 1.8V or below. The main reason is that auxiliary amplifier 
under the low supply voltage can’t provide enough gain to keep the constant drain-source 
voltage. Therefore, we propose a triode transconductor which uses new structure to replace 
the auxiliary amplifier. Fig. 7 shows the proposed triode transconductor structure.  
MOS M5, M7, M9 and M11 are made up a two-stage amplifier to replace the auxiliary 
amplifier. The two-stage amplifier is implemented using M9 with the active loads M11 
formed the first stage and M5 with the active load M7 formed the second stage. The first and 
second stages exhibit gains equal to 
 ( )111991 || Om rggmA −=  (27) 
 ( )7552 || OO rrgmA =  (28) 
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Fig. 7. Proposed triode transconductor 
Therefore, the overall gain is  
 ( ) ( )7551119921 ||||* OOOmv rrgmrggmAAA −==  (29) 
The proposed transconductor is shown in Fig. 8.  
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Fig. 8. The proposed transconductor 
Considering that the large gain is achieved and is able to keep transistors M1 and M2 in 
triode region, the drain current of M1 and M2 is given by 
 ( ) ⎥⎦
⎤⎢⎣
⎡ −−=
2
2
1
11111
DS
DSTGSout
V
VVVI β  (30) 
 ( ) ⎥⎦
⎤⎢⎣
⎡ −−=
2
2
2
22222
DS
DSTGSout
V
VVVI β  (31) 
The transfer characteristic is given by 
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 ( )211121 ininDSoutoutout VVVIII −=−= β  (32) 
, where β1 = β2, VT1 =VT2, and VDS1 = VDS2. Assuming that current I9 flows from M11 through 
M9 and MOS M9 is in saturation region, VDS1  can be found in (33) 
713 DSDSGS VVV =+  
77 DSTC VVV =−  
=> 713 TCDSGS VVVV −=+  
 371 GSTCDS VVVV −−=  (33) 
According to (32) 
 ( ) ( )( )213712111 ininGSTCininDSout VVVVVVVVI −−−=−= ββ  (34) 
The transconductance Gm is 
 ( )371 GSTCm VVVG −−= β  (35) 
From (35), the transconductance can be tuned by control voltage VC To keep M1 and M2 in 
triode region, the relation (36) needs to be satisfied.  
 111 TGSDS VVV −<  (36) 
Using (33) to substitute (36) 
 1137 TGSGSTC VVVVV −≤−− )( 7131 TTGSGSC VVVVV −−+≤=>  (37) 
The proposed transconductor is suitable for low supply voltage and we choose 1.8V to 
achieve a wide linear range. Moreover, M9 is needed to obtain a negative feedback to keep 
the drain-source voltage of M1, VDS1, constant. This new structure can provide enough gain 
to keep VDS1 constant at 1.8V supply voltage. It has a low control voltage VC between 
0.69V~0.72V and the large transconductance tuning range depending on applications. 
Besides, it has a simple structure so as to save area.  
4. Simulation results  
The circuits in Fig. 8 have been designed by using TSMC CMOS 0.18μm process with a 
single 1.8V supply voltage and simulated by Hspice. Fig. 9. shows the curve of input voltage 
transferring to the output current at VC = 0.7V. The slope of the curve is linear when the 
input voltage varies from −1V to 1V. The slope in Fig. 9. is equal to the transconductance in 
Fig. 10. In order to verify the performance of the proposed transconductor, we define 
transconductance error (equation 39) as the linearity of the transconductance’s output 
current. The transconductance error is less than 1% among ±0.9V input voltage, so the input 
linear range is up to 1.8V.  
 
( ) ( )
( ) 100*0
0
(%)
m
midm
G
GVG
TE
−=  (39) 
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Fig. 9. V-I transfer characteristic 
 
 
Fig. 10. The simulated transconductance at VC=0.7V 
In Fig. 11. it shows the drain-source voltage of the input transistors M1 and M2, VDS1 and 
VDS2, changes with the input voltage. Within ±1V input voltage, VDS1 and VDS2 are very 
small. According to equation (40), VDS1 and VDS2 are too small such that transistors M1 and 
M2 can be set in triode region. Once the input voltage exceeds ±1V, VDS1 and VDS2 will 
increase rapidly. It results in that transistors M1 and M2 enter in saturation region. In other 
words, when M1 and M2 entering saturation region the proposed transconductor can not 
maintain the high linearity.   
 TGSDS VVV −<  (40) 
When VC is set between 0.69V and 0.72V, the linear input range is up to 2.6V and the 
transconductance error is less than 1%. The smallest transconductance is 3.4μs and linear 
input range is 1.2V when VC is 0.720V. The highest transconductance is 542μs and linear 
input range is 1.4V when VC is 0.690V. Table 1 shows the linear input range and the 
transconductance tuned by different VC. Therefore, the proposed transconductor achieve a 
large tuning range. 
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Fig. 11. The drain-source voltage of input transistor M1 and M2  
 
VC 
(V) 
Linear input range 
(V) 
Transconductance 
(μS) 
0.690 1.4 542 
0.695 1.8 434 
0.700 1.8 326 
0.705 2.2 219 
0.710 2.4 122 
0.715 2.6 42 
0.720 1.2 3.4 
Table 1. VC versus Linear input range 
In Fig. 12., the simulated THD as a function of the input frequency and input signal 
amplitude is plotted. The best THD is achieved at the low input voltage and the low 
frequency. When VC is 0.7V, the linearity of the proposed transconductor is less than −60dB 
for 0.7Vpp at 100KHz. 
 
 
Fig. 12. Simulated THD for different input frequencies 
Fig. 13. shows the linearity of transconductor in three linearization techniques. The 
transconductor using source degeneration with resistor is shown in Fig. 4(b), and the 
transconductance in Fig. 13(a) is tuned by different resistors. The transconductor using 
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source degeneration with MOS transistors is shown in Fig. 5, and the transconductance in 
Fig. 13(b) is tuned by the different size ratio of β1/β3. The transconductor using adaptive 
biasing is shown in Fig. 6, and the transconductance in Fig. 13(c) is tuned by the different 
compensating tail current, IC. Fig. 14. Shows the simulation result of the proposed technique 
and other techniques. Fig. 14(a) is the full plot of the different linearization techniques. From 
Fig. 14(b) it can be easily seen that the linearity achieved by the newly proposed technique is 
better than all other implementations. 
 
 
(a) 
 
(b) 
 
(c) 
Fig. 13. Simulated transconductance of three linear transconductors  (a) Source degeneration 
using resistor (b)Source degeneration using MOS transistors (c)Adaptive biasing 
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(a) 
 
(b) 
Fig. 14. Simulated transconductance for four linearization techniques (a) Full plot  (b) Detail 
The simulated THD of the output differential current versus the input signal amplitude for 
the four linearized transconductors is plotted in Fig. 15. The proposed transconductor 
achieves THD less than −61dB for the 0.7Vpp input voltage, 11dB better than the one using 
source degeneration using resistor, 24dB better than the one using source degeneration 
using MOS, and 31dB better than the one using adaptive biasing, at the same input range. 
Table 2. shows the power consumption of the four linearized transconductors at the same 
transconductance. Power consumption changes with the different transconductances. 
Therefore, the same transconductance is chosen to be compared in each configuration. Table 
3. shows different power consumption at the different transconductance of the proposed 
transconductor. 
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Fig. 15. Simulated THD at 1MHz for the four linearized transconductors 
 
 
Source 
degeneration 
using MOS 
Source 
degeneration 
using resistor 
Adaptive 
biasing 
Proposed 
Power (mW) 1.31 1.19 1.38 1.58 
 
Table 2. The power consumption of four linearized transconductors 
 
VC (V) Power (mW) Gm (μA/V) 
0.690 1.759 542 
0.695 1.714 434 
0.700 1.586 326 
0.705 1.442 219 
0.710 1.263 122 
0.715 0.954 42 
0.720 0.733 3.4 
Table 3. The power consumption at different transconductances   
Table 4. shows the comparison of performance with other transconductors at the low supply 
voltage (under 2V). The transconductor in [Fayed & Ismail 2005] also uses constant drain-
source voltage. It modifies the basic structure of constant drain source voltage and uses the 
moderate amplifier. The proposed transconductor modifies the auxiliary amplifiers to 
obtain high gain under low supply voltage.  
The layout including proposed transconductor, Common Mode Feedback, and bandgap is 
shown in Fig. 16. The proposed transconductor uses STC pure 1.8V linear I/O library in 
0.18μm CMOS process. The chip area is 0.516mm2. 
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[Galan et. 
al 2002] 
[Leuciuc & 
Chang 2002]
[Laguna et. 
al 2004] 
[Sengupta 
2005] 
[Fayed & 
Ismail 2005]
Proposed 
Process 0.8μm 0.25μm 0.8μm 0.18μm 0.18μm 0.18μm 
Power 
supply 
2V 1.8V 1.5V 1.8V 1.8V±10% 1.8V 
THD 
-40dB 
@10MHz 
-80dB, 
0.8Vpp, 
@2.5MHz 
-33dB, 
0.2Vpp, 
@5MHz 
-65dB, 
1Vpp, 
@1MHz 
-50dB, 
0.9Vpp, 
@50KHz 
-60dB, 
0.7Vpp, 
@100KHz 
Gm (μA/V) 0.6~207 200~600 67~155 770 5~110 3.4~542 
Linear input 
range 
0.6Vpp 1.4Vpp 0.6Vpp 1Vpp 1.8Vpp 2.4Vpp 
Year 2002 2002 2004 2005 2005 2009 
Table 4. Comparison table 
 
 
Fig. 16. The layout of proposed transconductor 
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5. Conclusion 
The proposed low-voltage, highly linear, and tunable triode transconductor achieves the 
wide linear input range up to 2.4V. The total harmonic distortion is −60dB with a 0.7Vpp 
input voltage. The design uses TSMC 0.18μm CMOS technology and supply voltage is 1.8V. 
Moreover, it exhibits a large Gm tuning range from 3.4μS to 542μS and also keeps a wide 
linear input range. Finally, the performance comparison with other linear techniques shows 
that the proposed technique achieves better linearity, wider tuning range, and wider linear 
input range. 
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